|
Agilent Technologies and Xilinx Create Innovative Solution for High-Speed Serial I/O Link Test
The following product photos are available for use by the
media, based on the Agilent Photography Use
Policy.
|

|
Image 1: Agilent's Serial Link Optimizer provides
graphical margin analysis with BERT-based eye maps.
Download JPG (0.12MB)
Download TIF (0.37MB)
|
|

|
Image 2: Control over transmitter and receiver
equalization settings allows automatic link tuning.
Eye maps display pre- and post-tuning margin.
Download JPG (0.12MB)
Download TIF (0.36MB)
|
|

|
Image 3: The Xilinx programming cable provides
device communication for control of test functions and
access to test data.
Download JPG (0.75MB)
Download TIF (1.90MB)
|
 |
Related
Information |
 |
|